View FPD750SOT89_524680.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

LOW NOISE, HIGH LINEARITY PACKAGED PHEMT * PERFORMANCE (1850 MHz) 25 dBm Output Power (P1dB) 18 dB Small-Signal Gain (SSG) 0.6 dB Noise Figure 39 dBm Output IP3 55% Power-Added Efficiency Evaluation Boards Available Available in Lead Free Finish: FPD750SOT89E
FPD750SOT89
*
DESCRIPTION AND APPLICATIONS The FPD750SOT89 is a packaged depletion mode AlGaAs/InGaAs pseudomorphic High Electron Mobility Transistor (pHEMT). It utilizes a 0.25 m x 750 m Schottky barrier Gate, defined by high-resolution stepper-based photolithography. The recessed and offset Gate structure minimizes parasitics to optimize performance, with an epitaxial structure designed for improved linearity over a range of bias conditions and input power levels. The FPD750 is available in die form and in other packages. Typical applications include drivers or output stages in PCS/Cellular base station high-interceptpoint LNAs, WLL and WLAN systems, and other types of wireless infrastructure systems.
*
ELECTRICAL SPECIFICATIONS AT 22C
Parameter Power at 1dB Gain Compression Small-Signal Gain Power-Added Efficiency Noise Figure Output Third-Order Intercept Point (from 15 to 5 dB below P1dB) Saturated Drain-Source Current Maximum Drain-Source Current Transconductance Gate-Source Leakage Current Pinch-Off Voltage Gate-Source Breakdown Voltage Gate-Drain Breakdown Voltage IDSS IMAX GM IGSO |VP| |VBDGS| |VBDGD| Symbol P1dB SSG PAE NF IP3 Test Conditions VDS = 5 V; IDS = 50% IDSS VDS = 5 V; IDS = 50% IDSS VDS = 5 V; IDS = 50% IDSS; POUT = P1dB VDS = 5 V; IDS = 50% IDSS VDS = 5 V; IDS = 25% IDSS VDS = 5V; IDS = 50% IDSS Matched for optimal power Matched for best IP3 VDS = 1.3 V; VGS = 0 V VDS = 1.3 V; VGS +1 V VDS = 1.3 V; VGS = 0 V VGS = -5 V VDS = 1.3 V; IDS = 0.75 mA IGS = 0.75 mA IGD = 0.75 mA 0.7 12 12 185 36 38 39 230 375 200 1 1.0 16 16
Revised: 01/05/05 Email: sales@filcsi.com
Min 23 16.5
Typ 25 18 50 1.0 0.6
Max
Units dBm dB % dB
RF SPECIFICATIONS MEASURED AT f = 1850 MHz USING CW SIGNAL
dBm
280
mA mA mS
15 1.3
A V V V
Phone: +1 408 850-5790 Fax: +1 408 850-5766
http://www.filtronic.co.uk/semis
LOW NOISE, HIGH LINEARITY PACKAGED PHEMT * ABSOLUTE MAXIMUM RATINGS1
Parameter Drain-Source Voltage Gate-Source Voltage Drain-Source Current Gate Current RF Input Power
2
FPD750SOT89
Symbol VDS VGS IDS IG PIN TCH TSTG PTOT Comp.
3
Test Conditions -3V < VGS < +0V 0V < VDS < +8V For VDS > 2V Forward or reverse current Under any acceptable bias state Under any acceptable bias state Non-Operating Storage See De-Rating Note below Under any bias conditions
Min
Max 8 -3 IDSS 7.5 175 175
Units V V mA mA mW C C W dB %
Channel Operating Temperature Storage Temperature Total Power Dissipation Gain Compression
1
-40
150 1.8 5
Simultaneous Combination of Limits 2 or more Max. Limits 80 2 TAmbient = 22C unless otherwise noted Max. RF Input Limit must be further limited if input VSWR > 2.5:1 3 Users should avoid exceeding 80% of 2 or more Limits simultaneously
Notes: * Operating conditions that exceed the Absolute Maximum Ratings will result in permanent damage to the device. * Total Power Dissipation defined as: PTOT (PDC + PIN) - POUT, where: PDC: DC Bias Power PIN: RF Input Power POUT: RF Output Power * Total Power Dissipation to be de-rated as follows above 22C: PTOT= 1.8W - (0.012W/C) x TPACK where TPACK = source tab lead temperature above 22C (coefficient of de-rating formula is the Thermal Conductivity) Example: For a 65C source lead temperature: PTOT = 1.8W - (0.012 x (65 - 22)) = 1.28W
*
HANDLING PRECAUTIONS To avoid damage to the devices care should be exercised during handling. Proper Electrostatic Discharge (ESD) precautions should be observed at all stages of storage, handling, assembly, and testing. These devices should be treated as Class 1A per ESD-STM5.1-1998, Human Body Model. Further information on ESD control measures can be found in MIL-STD-1686 and MIL-HDBK-263. APPLICATIONS NOTES & DESIGN DATA Applications Notes are available from your local Filtronic Sales Representative or directly from the factory. Complete design data, including S-parameters, noise data, and large-signal models are available on the Filtronic web site. Evaluation Boards available upon request.
*
Phone: +1 408 850-5790 Fax: +1 408 850-5766
http://www.filtronic.co.uk/semis
Revised: 01/05/05 Email: sales@filcsi.com
LOW NOISE, HIGH LINEARITY PACKAGED PHEMT
FPD750SOT89
*
BIASING GUIDELINES Active bias circuits provide good performance stabilization over variations of operating temperature, but require a larger number of components compared to self-bias or dual-biased. Such circuits should include provisions to ensure that Gate bias is applied before Drain bias, otherwise the pHEMT may be induced to self-oscillate. Contact your Sales Representative for additional information. Dual-bias circuits are relatively simple to implement, but will require a regulated negative voltage supply for depletion-mode devices such as the FPD750SOT89. Self-biased circuits employ an RF-bypassed Source resistor to provide the negative Gate-Source bias voltage, and such circuits provide some temperature stabilization for the device. A nominal value for circuit development is 4.8 for a 50% of IDSS operating point. For standard Class A operation, a 50% of IDSS bias point is recommended. A small amount of RF gain expansion prior to the onset of compression is normal for this operating point. Note that pHEMTs, since they are "quasi- E/D mode" devices, exhibit Class AB traits when operated at 50% of IDSS. To achieve a larger separation between P1dB and IP3, an operating point in the 25% to 33% of IDSS range is suggested. Such Class AB operation will not degrade the IP3 performance.
*
PACKAGE OUTLINE
(dimensions in mm)
All information and specifications subject to change without notice.
Phone: +1 408 850-5790 Fax: +1 408 850-5766
http://www.filtronic.co.uk/semis
Revised: 01/05/05 Email: sales@filcsi.com
LOW NOISE, HIGH LINEARITY PACKAGED PHEMT * TYPICAL TUNED RF PERFORMANCE
FPD750SOT89
Power Transfer Characteristic VDS = 5V IDS = 50% IDSS at f = 1.85 GHz
26.0 3.50 25.5
Pout (dBm) Comp Point
3.00 Gain Compression (dB)
Drain Efficiency (%)
25.0 Output Power (dBm) 2.50 24.5 24.0 23.5 23.0 22.5 22.0 4 5 6 7 8 Input Power (dBm) 9 10 11 12 2.00 1.50 1.00 0.50 0.00 -0.50
Drain Efficiency and PAE
60.0%
PAE Eff.
60.0%
50.0%
50.0%
PAE (%)
40.0%
40.0%
30.0%
30.0%
20.0%
20.0%
10.0% 1 3 5 7 Input Power (dBm) 9 11
10.0%
Typical power and efficiency is shown above. The devices were biased nominally at VDS = 5V, IDS = 50% of IDSS, at a test frequency of 1.85 GHz. The test devices were tuned (input and output tuning) for maximum output power at 1dB gain compression.
Phone: +1 408 850-5790 Fax: +1 408 850-5766
http://www.filtronic.co.uk/semis
Revised: 01/05/05 Email: sales@filcsi.com
LOW NOISE, HIGH LINEARITY PACKAGED PHEMT
FPD750SOT89
Typical Intermodulation Performance VDS = 5V IDS = 50% IDSS at f = 1.85GHz -23.00 20
Pout (dBm) 3rds (dBc)
18 Output Power (dBm)
-28.00
16 -33.00 14 -38.00 12
10 -7.1 -6.0 -5.0 -4.0 -3.0 -2.1 -1.0 0.0 1.0 1.9 Input Power (dBm)
-43.00
Note: pHEMT devices exhibit non-classical intermodulation performance, with equivalent IP3 values exceeding 14 dB above P1dB. This IMD enhancement is affected by the quiescent bias current, the Drain-Source voltage, and the tuning or matching applied to the device. Maximum Stable Gain & S21
FPD750SOT89 5V / 50%IDSS
MSG S21
35 30
MSG
25 20 15 10 5 0 0.5 1.5 2.5 3.5 4.5 5.5 Frequency (GHz) 6.5 7.5 8
Mag S21
&
Phone: +1 408 850-5790 Fax: +1 408 850-5766
http://www.filtronic.co.uk/semis
3rd Order IM Products (dBc)
Revised: 01/05/05 Email: sales@filcsi.com
LOW NOISE, HIGH LINEARITY PACKAGED PHEMT * TYPICAL OUTPUT PLANE POWER CONTOURS (VDS = 5V, IDS = 50%IDSS)
FPD750SOT89
1850 MHz Contours swept with a constant input power, set so that nominal P1dB is achieved at the point of optimum output match. Input (Source plane) s: 0.50 142.8 0.37 + j0.35 (normalized) 18.5 + j17.5 Nominal IP3 performance is obtained with this input plane match, and the output plane match as shown.
0. 6 0.
0. 8
1. 0 2. 0
Swp Max 145
3. 4. 5. 10.
0.
0
0. 2
0. 4
0. 6
0. 1. 8 0
2. 0
3. 4. 5. 0 00
10 .0
19dBm 25dBm
-
20dBm 21dBm -
-
0.
24dBm 23dBm
900 MHz Contours swept with a constant input power, set so that nominal P1dB is achieved at the point of optimum output match. Input (Source plane) s: 0.79 36.9 1.0 + j 2.6(normalized) 50 + j130 Nominal IP3 performance is obtained with this input plane match, and the output plane match as shown.
22dBm
2.
-
0.
1.
Swp Min 1
Phone: +1 408 850-5790 Fax: +1 408 850-5766
http://www.filtronic.co.uk/semis
Revised: 01/05/05 Email: sales@filcsi.com
LOW NOISE, HIGH LINEARITY PACKAGED PHEMT * TYPICAL SCATTERING PARAMETERS (50 SYSTEM)
FPD750SOT89
See Website "More Info" for S-parameter design files.
FPD750SOT89 5V / 50%IDSS
6 0.
Swp Max 8GHz
0.8
1.0
5 GHz
0. 4
6 GHz
2. 0
4 GHz 3.5 GHz 3 GHz
0.2
3 7 GHz
.0
0 4.
5.0
10.0
2.5 GHz
-10.0
-0
.4 1.5
GHz
-0 .6
-0.8
FPD750SOT89 5V / 50%IDSS
6 0.
-1.0
S11
1 GHz
.0 -2
Swp Min 0.5GHz
Swp Max 8GHz
2. 0
0.8
1.0
3.
0
6 GHz 5 GHz
0.2 0.4 0.6 0.8 1.0
7 GHz
10.0
2.0
3.0
4.0
3 GHz 2 GHz
0 -0. 2
-10.0
-0
.4
-0.8
Phone: +1 408 850-5790 Fax: +1 408 850-5766
http://www.filtronic.co.uk/semis
-1.0
S22
-0 .6
.0 -2
Swp Min 0.5GHz
-5.
1 GHz
5.0
0
4 GHz
-4 .0 -5. 0
2 -0.
2 GHz
10.0
0.2
0.4
0.6
0.8
1.0
2.0
3.0
4.0
5.0
0
-4 .0
-3
-3 .0
.0
0. 4
0 4.
5.0 0.2
10.0
Revised: 01/05/05 Email: sales@filcsi.com
LOW NOISE, HIGH LINEARITY PACKAGED PHEMT * TYPICAL I-V CHARACTERISTICS
FPD750SOT89
DC IV Curves FPD750SOT89
0.30
0.25
Drain-Source Current (A)
0.20
0.15
0.10
VG=-1.50 VG=-1.25V VG=-1.00V VG=-0.75V VG=-0.50V VG=-0.25V VG=0V
0.05
0.00 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0
Drain-Source Voltage (V)
Note: The recommended method for measuring IDSS, or any particular IDS, is to set the Drain-Source voltage (VDS) at 1.3V. This measurement point avoids the onset of spurious self-oscillation which would normally distort the current measurement (this effect has been filtered from the I-V curves presented above). Setting the VDS > 1.3V will generally cause errors in the current measurements, even in stabilized circuits. Recommendation: Traditionally a device's IDSS rating (IDS at VGS = 0V) was used as a predictor of RF power, and for MESFETs there is a correlation between IDSS and P1dB (power at 1dB gain compression). For pHEMTs it can be shown that there is no meaningful statistical correlation between IDSS and P1dB; specifically a linear regression analysis shows r2 < 0.7, and the regression fails the F-statistic test. IDSS is sometimes useful as a guide to circuit tuning, since the S22 does vary with the quiescent operating point IDS.
Phone: +1 408 850-5790 Fax: +1 408 850-5766
http://www.filtronic.co.uk/semis
Revised: 01/05/05 Email: sales@filcsi.com

▲Up To Search▲

Price & Availability of FPD750SOT89

	To Download FPD750SOT89 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .